FPGA Design Methodology for Time Domain Dead Beat Algorithm
نویسندگان
چکیده
منابع مشابه
VSIPL++/FPGA Design Methodology
We describe a hardware/software codesign methodology for hybrid hardware and software systems. The methodology integrates VSIPL++ for software design and a portable, composable hardware design method based on streams. The hardware design is portable and scalable from design/test systems to the target system and to future technologies. The methodology increases productivity by providing a concis...
متن کاملModification of Dead Beat Algorithm for Control Processes Wih Time Delay
This paper describes extension of DB(n) control algorithm which improves the behaviour quality of control processes with time delay. This extension is called eDBd algorithm and it can function even if controller output is limited. The synthesis was derived for control loop with proportional third order behaviour of a controlled plant. However, the algorithm can be generalised for controlled pla...
متن کاملDead-Beat Control for Polynomial Systems
This thesis contributes to a better understanding of state and output dead-beat control problems and stability of zero output constrained dynamics for the class of discrete-time polynomial systems. Dead-beat controllability is one of the fundamental notions in control theory since it establishes the existence of control laws which can achieve a desired operating regime in finite time. The class...
متن کاملFPGA-based Real-time Optical Flow Algorithm Design and Implementation
Optical flow algorithms are difficult to apply to robotic vision applications in practice because of their extremely high computational and frame rate requirements. In most cases, traditional general purpose processors and sequentially executed software cannot compute optical flow in real time. In this paper, a tensor-based optical flow algorithm is developed and implemented using field program...
متن کاملHigh Reliable FPGA Based System Design Methodology
This paper describes a methodology of the automatic design process for the concurrent error detection (CED) circuits based on FPGAs. Our solution assumes the possibility of dynamical reconfiguration of the faulty part. The most important criterion is the speed of the fault detection and the safety of the whole circuit with respect to the surrounding environment. Our methodology enables cooperat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Engineering
سال: 2012
ISSN: 2278-8719,2250-3021
DOI: 10.9790/3021-021014953